

Mar-24-04 08:15A

9708986439

P.01

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**RECEIVED**

MAR 26 2004

Technology Center 2100

Appl. No. : 09/496,844

Applicant : Patrick KNEBEL, et al.

Filed : February 2, 2000

Title : METHOD AND COMPUTER SYSTEM FOR DECOMPOSING  
MACROINSTRUCTIONS INTO MICROINSTRUCTIONS AND  
FORCING THE PARALLEL ISSUE OF AT LEAST TWO  
MICROINSTRUCTIONS (A mended)

TC/A.U. : 2183

Examiner : Huisman, David J.

Docket No. : 10971393-1

Customer No. : 022879

Commissioner for Patents  
P.O. Box 1450  
Alexandria, Virginia 22313-1450**DECLARATION OF PATRICK KNEBEL PURSUANT TO 37 C.F.R. § 1.131**

Dear Sir:

1. Prior to May 18, 1999, the filing date of U.S. Patent No. 6,330,657 to Col et al., we reduced to practice the invention described in the claims of the present application.
2. At least by February 24, 1999, we reduced to practice a method and computer system that include decomposing macroinstructions into microinstructions, forcing the parallel issue of at least two microinstructions, and if an exception occurs in any of the microinstructions, canceling all of the microinstructions.
3. Attached as Exhibits 1 and 2 are two sets of RTL codes that evidence the reduction to practice of these features. The RTL code in Exhibit 1 is dated February 24, 1999. The RTL code in Exhibit 2 is dated December 4, 1998.
4. The RTL code in Exhibit 1 illustrates forcing the parallel issue of at least two microinstructions. The RTL code in Exhibit 2 illustrates if an exception occurs in any of the microinstructions, canceling all of the microinstructions.

*Patrick Knebel* 3/24/04

5. The acts related above all took place in the United States of America.

6. The declarant further states that the above statements were made with the knowledge that willful false statements and the like are punishable by fine and/or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that any such willful false statement may jeopardize the validity of this application or any patent resulting therefrom.

Date: March 24, 2004

  
Patrick Knebel

U.S. PATENT & TRADEMARK OFFICE  
MAR 24 2004

bnddeps.txt

! \$Header: /h1/logic/rtl/dev/hdl/src/bnddeps.hdl 1.25 1999/02/24 03:51:54 h1cad  
Exp \$

bnddeps.hdl

Author: Patrick Knebel  
Date: 10/22/97  
Copyright (c) 1997, 1998, 1999 Hewlett Packard Corporation

RECEIVED

MAR 26 2004

----- Contents -----

Technology Center 2100

Bifrost Bundle Builder; The BUNDler!

Takes the uops and immediates from UDQ, checks them for dependencies,  
and ships syllables off to IFR's Instruction Buffer.

-----  
| DE4 | SCH | XMT | ROT |  
-----

| | | | +---- read from IB, rotate, send to dispersal  
| | | +----- convert to EM bundles, send to EM, write IB  
| +----- check syllable dependencies  
+----- read UDQ

bnddeps.hdl

Control block for checking whether to issue 1 or 2 syllables to EM.  
Check register dependencies and other control bits to determine dual issue.

----- Modification History ----- Also see fhist(1) for an SBCM log -----

990218 anuj- add clock gaters for powerup/down bifrost clocks  
981211 rcb - bug fix, cond7 needed to include any non-zero subop type  
981118 pjg - move register dependency checking from bnddeps to bndpaired  
980715 pjg - remove smc  
980501 pjg - change fp-stkprr dependency rules  
971218 pjg - yet another (different) way to encode uop-subtype. Instead of  
using the 1-bit aflag field, create a new 3-bit subtype field  
971111 pjg - put in new uoptype encodings  
use aflags (future subuoptype) in place of ftostrd and store-op  
971022 pjg - new

FUB bnddeps;

BEGIN "bnddeps"

!----- Included Files -----

sourcefile "p7includes.def"  
sourcefile "syn\_maclib.def"  
sourcefile "bif.def"  
sourcefile "p7params.def"  
sourcefile "uop.def"  
sourcefile "logical\_register.typ"  
sourcefile "idu.def"

!----- Ports, signals, and clock -----

sourcefile "bnddeps.ifc"  
sourcefile "bnddeps.int"  
sourcefile "clock.typ"

!----- Compile Time Variables -----

# bnddeps.txt

CtINTEGER j endc

!----- MAIN -----

STRUCTURAL MAIN;  
BEGIN "bnddeps MAIN"

! Generate internal clock  
GaterCkL(clk, BndCkEn111B, BnddepsGCInt, qclknddeps);

!-----  
! Bundle logic decides whether to send 0, 1, or 2 uops to EM  
!-----

! Hardware issues 0 uops if:  
! There are no uops to send  
bndnop1 := vNOT(BndUopMuxUopValid\_0SchB);

! or if older uop is "bundle always with successor" and there is no successor (yet)  
bndnop2 := vAND3(vNOT(BndUopMuxBndHint\_0SchB[1]),  
                  BndUopMuxBndHint\_0SchB[0],  
                  vNOT(BndUopMuxUopValid\_1SchB));

BndNoIssueSchB := vOR2(bndnop1, bndnop2);

! Note: BndNoIssueSchB has priority over BndDualIssueSchB

! Hardware can dual-issue 2 uops iff:

! Diagnose bit to turn off bundling  
! (fixme: short-term just hack it)  
bndcond0 := NOT EmtSnglIssEnB; ! enable bundling

! Older inst is not (sync or never pair with successor)  
! Ynger inst is not (sync or always pair with successor)  
bndcond1 := vNOR2(BndUopMuxBndHint\_0SchB[1],  
                  BndUopMuxBndHint\_1SchB[0]);

! 2nd uop is not i0  
! i0 must not bundle with predecessor  
bndcond2 := vNAND3(BndUopMuxUopType\_1SchB[2],  
                  BndUopMuxUopType\_1SchB[1],  
                  vNOT(BndUopMuxUopType\_1SchB[0]));

! 2 or more uops available from udq and the save latches  
bndcond3 := BndUopMuxUopValid\_1SchB;

! 1st and 2nd uops not both (load/store/bif) ops  
! fixme: should we combine this rule and the fp-stk rule  
! to disable all combinations of bif/f/m0/m2?  
! fixme: should we allow 2 loads/cycle? TLL has some data  
! debug event muxes that would have to change.

bndcond4 := vNAND4(vNOT(BndUopMuxUopType\_0SchB[2]),  
                  vOR2(BndUopMuxUopType\_0SchB[1],  
                      vNOT(BndUopMuxUopType\_0SchB[0])),  
                  vNOT(BndUopMuxUopType\_1SchB[2]),  
                  vOR2(BndUopMuxUopType\_1SchB[1],  
                      vNOT(BndUopMuxUopType\_1SchB[0])));

! no fp-tos WAW or RAW hazard  
! don't bundle if both uops are Bif/f/m0/m2 and subtype is fp  
bndcond5 := vNAND4(vNOT(BndUopMuxUopType\_0SchB[2]),  
                  BndUopMuxSubType\_0SchB[2],  
                  Page 2

```

                                bnddeps.txt
vNOT(BndUopMuxUopType_1SchB[2]),
BndUopMuxSubType_1SchB[2]);

! both uops are not flushing tbit.iA or cmp.iA
bndcond7 := vNAND4(BndUopMuxUopType_0SchB[2],
                  BndUopMuxSubType_0SchB <> '000,
                  BndUopMuxUopType_1SchB[2],
                  BndUopMuxSubType_1SchB <> '000);

! no eflags WAW hazard (RAW can't happen)
! This check is no longer needed. The eflags h/w in the prodf unit
! can handle WAW hazards. And RAW cannot happen because the only readers
! are tbitia and prodf which are both IO syllables (always older).
! bndcondX := 1;

! the following rule is now covered by fp-tos hazard check above
! both uops are not of F type
! (ucode can override this by issueing "always bundle" hint)
! bndcondX := vNAND2(vAND3(vNOT(BndUopMuxUopType_0SchB[2]),
!                          vNOT(BndUopMuxUopType_0SchB[1]),
!                          BndUopMuxUopType_0SchB[0]),
!                    vAND3(vNOT(BndUopMuxUopType_1SchB[2]),
!                          vNOT(BndUopMuxUopType_1SchB[1]),
!                          BndUopMuxUopType_1SchB[0]));

! no smc alignment problems
! smc := (m2-op) and (store) and (eof) and (next instruction crosses a line)
! bndcond6 := vNAND4(vAND3(vNOT(BndUopMuxUopType_0SchB[2]),
!                          BndUopMuxUopType_0SchB[1],
!                          vNOT(BndUopMuxUopType_0SchB[0])),
!                  BndUopMuxSubType_0SchB[0],
!                  vNOR3(vCMP(BndUopMuxFlowMarker_0SchB, P7U_NO_MARKER),
!                        vCMP(BndUopMuxFlowMarker_0SchB, P7U_END_FLOW),
!                        vCMP(BndUopMuxFlowMarker_0SchB, P7U_OIW_NOW)),
!                  BndUopMuxLineCross_1SchB);

! fixme: Move the following rule to ucode:
! Ucode must mark I1 and B syllables as never bundle with successor
! 1st uop is not i1
! bndcondX := vNAND2(BndUopMuxUopType_0SchB[2],
!                  BndUopMuxUopType_0SchB[0]);

! Allow ucode to override normal dependency checking
BndForceDualSchB := vAND2(vNOT(BndUopMuxBndHint_0SchB[1]),
                          BndUopMuxBndHint_0SchB[0]);
BndCtlDependsSchB := vOR2(vNAND4(bndcond0, bndcond1, bndcond2, bndcond3),
                          vNAND3(bndcond4, bndcond5, bndcond7));

END "bnddeps MAIN";
END "bnddeps";

```

# fpucntrl.s.txt

```
!&! $Header: /tmp/rtl/fpucntrl.s.hdl,v 1.22 1998/12/04 00:11:53 gwelte Exp $
```

```
fpucntrl.s.hdl
```

```
Author: Rohit Bhatia
```

```
Date: 09/29/97
```

```
Copyright (c) 1997 Hewlett-Packard
```

```
HP Proprietary
```

```
RCS information:
```

```
$Author: gwelte $
```

```
$Date: 1998/12/04 00:11:53 $
```

```
$Revision: 1.22 $
```

```
$State: Exp $
```

```
$Locker: $
```

```
fpucntrl.s Fub functions
```

```
!FUB <fubname> @<attributes>;
```

```
FUB fpucntrl.s;
```

```
BEGIN "fpucntrl.s"
```

## Global Constant/Macro Defines

```
SOURCEFILE "p7includes.def"
```

```
SOURCEFILE "syn_maclib.def"
```

```
SOURCEFILE "dp_maclib.def"
```

```
SOURCEFILE "emparams.def"
```

```
SOURCEFILE "p7params.def"
```

```
SOURCEFILE "emdecode.def"
```

```
SOURCEFILE "reset.def"
```

```
SOURCEFILE "fpu.def"
```

## Local Constant/Macro Defines

```
!SOURCEFILE "<fubname>.def" <optional>
```

```
!<OR>
```

```
!<local macros> <optional>
```

```
DEFINE Dsr1_RdFp4H = [FpuDsr1RdFp4H]
```

```
DEFINE Dsr1_WrFp4H = [FpuDsr1WrFp4H]
```

```
DEFINE Dsr2_RdFp4H = [FpuDsr2RdFp4H]
```

```
DEFINE Dsr2_WrFp4H = [FpuDsr2WrFp4H]
```

```
CTINTEGER k,p,sfnum ENDC
```

## Interface/Clock Declaration

```
SOURCEFILE "fpucntrl.s.ifc"
```

```

                                fpucntrl.s.txt
!!!                               Local Node/Variable Declarations
!!!=====

SOURCEFILE "fpucntrl.s.int"

!!!=====
!!!                               Instrumentation and Debug Variables
!!!=====

!SOURCEFILE "<fubname>.inst" <optional>
!<OR>
!<local instrumentation variable declaration,
! WHENSTABLE PROC,
! Instrumentation procedures> <optional>

!!!=====
!!!                               Clock Description
!!!=====

SOURCEFILE "clock.typ"

!!!=====
!!!                               MAIN Procedure
!!!=====

!IFC P7_IS_FV THENC SOURCEFILE "<fubname>.dir" ENDC

STRUCTURAL MAIN;

BEGIN "fpucntrl.s MAIN"

!!!=====
!!! PSR info
!!!=====
VDDFF(CLK_FPU4,DcsPsrDFH111H,FpuPsrDFHFp1H);
VDDFF(CLK_FPU4,DcsPsrDFL111H,FpuPsrDFLFp1H);

!!!=====
!!! SIR Stall Generation
!!!=====

FORC k := 0 UPTO 1 DOC

VEDFF(CLK_FPU4,FpuDsr1WrFp1H,f%k%_UnsafeFp1H,f%k%_UnsafeRecFp2H);
f%k%_UnsafeMxFp1H :=
    VMUXE2(f%k%_UnsafeFp1H,f%k%_UnsafeRecFp2H,
    FpuDsr1RdFp1H);
ENDC

FpuDisFmaSIRFp1H :=
    VOR2(FpuF0FmaTypeFp1H AND fp_DisablesIR111H AND FpuF0VldOpFp1H,
    FpuF1FmaTypeFp1H AND fp_DisablesIR111H AND FpuF1VldOpFp1H);

FpuEarlyGenSirFp1H :=
    VOR3(FpuF0EarlyFltFp1H,FpuF1EarlyFltFp1H,
    FpuDisFmaSIRFp1H);
FpuGenSirStallFp1H :=
    VOR3((f0_UnsafeMxFp1H) AND FpuF0UnsafeVldFp1H,
    (f1_UnsafeMxFp1H) AND FpuF1UnsafeVldFp1H,
    FpuEarlyGenSirFp1H);

```

# fpucntrl.s.txt

```

VRESDF(CLK_FPU4,
    XpnBruFlushWrbH OR
    (SpuStallExeH AND NOT DccStallDetH) OR
    fp_SirStallFp2H,
    NOT DccStallDetH,
    FpuGenSirStallFp1H, FpuGenSirStallFp2H);
! reset
! enable
! d, q

VRSDFF(CLK_FPU4,
    XpnBruFlushWrbH,
    FpuGenSirStallFp2H, FpuGenSirStallFp3H);
! reset
! d, q
VDFF(CLK_FPU4, FpuGenSirStallFp3H, FpuGenSirStallFp4H);

FpuSirStallFp2H :=
    VOR3(FpuGenSirStallFp2H,
        FpuGenSirStallFp3H,
        FpuGenSirStallFp4H);

! Local copy of FPU internal consumers
fp_SirStallFp2H := dpBUFFER(FpuSirStallFp2H);

!!!=====
!!! REN
!!!=====
FORC k := 0 UPTO 1 DOC
    ASSIGNC p := k + 4 ENDC

! Port Valid
VRESDF(CLK_FPU4, FpuFlushRenH, FpuEnableRenH,
    IsdPort4pVldRenH, FpuF%k%SylVldRegH);
VRESDF(CLK_FPU4, FpuFlushRenH, FpuEnableRenH,
    FpuF%k%HasPred1RenH, FpuF%k%HasPred1RegH);
VRESDF(CLK_FPU4, FpuFlushRenH, FpuEnableRenH,
    FpuF%k%HasPred2RenH, FpuF%k%HasPred2RegH);
ENDC

! simd op can only be on one port
FV_MUTEX(RendF0SimdOpRenH, RendF1SimdOpRenH,
    ("FP-SIMD op on both F0 and F1"));

! Replicate syllables on both ports for a simd op
FpuPort4IveBitRenB :=
    VMUXE2(IsdPort4IveBitRenB, IsdPort5IveBitRenB,
        RendF1SimdOpRenH);
FpuPort4SyllRenH[40:6] :=
    VMUXE2(RenPort4SyllRenH[40:6], RenPort5SyllRenH[40:6],
        RendF1SimdOpRenH);

FpuPort5IveBitRenB :=
    VMUXE2(IsdPort5IveBitRenB, IsdPort4IveBitRenB,
        RendF0SimdOpRenH);
FpuPort5SyllRenH[40:6] :=
    VMUXE2(RenPort5SyllRenH[40:6], RenPort4SyllRenH[40:6],
        RendF0SimdOpRenH);

! Replicate src ids on both ports for a simd op
FORC k := 0 UPTO 2 DOC
    FpuPort4pSrc%k%RenH :=
        VMUXE2(RenPort4pSrc%k%RenH, RenPort5pSrc%k%RenH,
            RendF1SimdOpRenH);
    FpuPort5pSrc%k%RenH :=
        VMUXE2(RenPort5pSrc%k%RenH, RenPort4pSrc%k%RenH,
            RendF0SimdOpRenH);
ENDC

```



# fpucntrl.s.txt

```

VRESDF(CLKFP4,FpuFlushRenH,FpuEnableRenH,
        RendF0SimdOpRenH OR RendF1SimdOpRenH, f0_SimdOpRegH);
VRESDF(CLKFP4,FpuFlushRenH,FpuEnableRenH,
        RendF0SimdOpRenH OR RendF1SimdOpRenH, f1_SimdOpRegH);
!!!=====
!!! REG
!!!=====

! Check for WAW
FpuDestSameRegH :=
        vCMP(FpuF0DestIdRegH, FpuF1DestIdRegH) AND
        FpuF0GoodDestRegH AND FpuF1GoodDestRegH;

FORC k := 0 UPTO 1 DOC

!! Mac start signals
f%k%_MacStartRegL :=
        vOR2(FpuF%k%SyLVldRegH,f%k%_SimdOpRegH);

f%k%_SimdMacStartRegL := FpuF%k%SyLVldRegH;

FpuF%k%GoodDestRegH :=
        vAND3(FpuF%k%SyLVldRegH, FpuF%k%HasDestRegH,
        vBOR(FpuF%k%DestIdRegH[6:1]));

!! Illegal Op Flt
FpuF%k%IllegalOpRegH :=
        vOR3(FpuF%k%RsVdInstRegH,
        FpuF%k%IllgPredRegH,
        FpuF%k%HasDestRegH AND (vBNOR(FpuF%k%DestIdRegH[6:1])));

VEDFF(CLKFP4,FpuEnableRegH,FpuF%k%IllegalOpRegH,FpuF%k%IllegalOpFp1H);
VEDFF(CLKFP4,FpuEnableRegH,FpuF%k%IllgPredUncRegH,FpuF%k%IllgPredUncFp1H);
VEDFF(CLKFP4,FpuEnableRegH,FpuF%k%BreakInstRegH,FpuF%k%BreakInstFp1H);
VEDFF(CLKFP4,FpuEnableRegH,FpuF%k%NopRegH,FpuF%k%NopFp1H);
VEDFF(CLKFP4,FpuEnableRegH,FpuF%k%AccFRFHiRegH,FpuF%k%AccFRFHiFp1H);
VEDFF(CLKFP4,FpuEnableRegH,FpuF%k%AccFRFLoRegH,FpuF%k%AccFRFLoFp1H);
VEDFF(CLKFP4,FpuEnableRegH,FpuF%k%ModHiRegH,FpuF%k%ModHiFp1H);
VEDFF(CLKFP4,FpuEnableRegH,FpuF%k%ModLoRegH,FpuF%k%ModLoFp1H);
VEDFF(CLKFP4,FpuEnableRegH,FpuF%k%DivTypeRegH,FpuF%k%DivTypeFp1H); ! F6+F7
VEDFF(CLKFP4,FpuEnableRegH,FpuF%k%CmpTypeRegH,FpuF%k%CmpTypeFp1H); ! F4+F5
VEDFF(CLKFP4,FpuEnableRegH,f%k%_CmpCIsTypeRegH[9],FpuF%k%CmpCIsUncFp1H); ! Unc type

VEDFF(CLKFP4,FpuEnableRegH,FpuF%k%DestIdRegH,FpuF%k%DestIdFp1H);

! Port,Dst Valid, Predicate Vld
VRESDF(CLKFP4,FpuFlushRegH,FpuEnableRegH,
        FpuF%k%SyLVldRegH,FpuF%k%SyLVldFp1H);
VRESDF(CLKFP4,FpuFlushRegH,FpuEnableRegH,
        FpuF%k%FlgTypeRegH,FpuF%k%UnsafeVldFp1H);
VRESDF(CLKFP4,FpuFlushRegH,FpuEnableRegH,
        FpuF%k%GoodDestRegH,FpuF%k%GoodDestFp1H);
VRESDF(CLKFP4,FpuFlushRegH,FpuEnableRegH,
        FpuF%k%HasPred1RegH,FpuF%k%HasPred1Fp1H);
VRESDF(CLKFP4,FpuFlushRegH,FpuEnableRegH,
        FpuF%k%HasPred2RegH,FpuF%k%HasPred2Fp1H);
ENDC

VRESDF(CLKFP4,FpuFlushRegH,FpuEnableRegH,f0_SimdOpRegH,FpuSimdResFp1H);
VEDFF(CLKFP4,FpuEnableRegH,FpuDestSameRegH,FpuDestSameFp1H);

```

!!!=====

# fpucntrl.s.txt

!!! FP1

!!!=====

```
FORC k := 0 UPTO 1 DOC
  ASSIGNC p := k + 4 ENDC
```

!!-----

! Port valid qualified with Qp -> VldOp

```
FpuF%%VldOpFp1H := FpuF%%SylVldFp1H AND SpuQp%%ExeH;
```

```
IFC (k = 0) THENC
```

```
f%%_VldFinstFp1H :=
  VAND3(FpuF%%GoodDestFp1H AND FpuF%%SylVldFp1H,
        FpuDestSameFp1H NAND SpuQp5ExeH,
        SpuQp%%ExeH);
```

```
FpuF%%FRFUpdFp1H :=
  VAND3(FpuF%%GoodDestFp1H AND FpuF%%SylVldFp1H,
        FpuDestSameFp1H NAND SpuQp5ExeH,
        SpuQp%%ExeH);
```

```
FpuF%%VldBypFp1H :=
  VAND3(FpuF%%GoodDestFp1H AND FpuF%%SylVldFp1H,
        FpuDestSameFp1H NAND SpuQp5ExeH,
        SpuQp%%ExeH);
```

ENDC

```
IFC (k = 1) THENC
```

```
f%%_VldFinstFp1H :=
  VAND3(FpuF%%GoodDestFp1H AND FpuF%%SylVldFp1H,
        FpuDestSameFp1H NAND SpuQp4ExeH,
        SpuQp%%ExeH);
```

```
FpuF%%FRFUpdFp1H :=
  VAND3(FpuF%%GoodDestFp1H AND FpuF%%SylVldFp1H,
        FpuDestSameFp1H NAND SpuQp4ExeH,
        SpuQp%%ExeH);
```

```
FpuF%%VldBypFp1H :=
  VAND3(FpuF%%GoodDestFp1H AND FpuF%%SylVldFp1H,
        FpuDestSameFp1H NAND SpuQp4ExeH,
        SpuQp%%ExeH);
```

ENDC

!!-----

!!-----

! Generate the early faults

```
FpuF%%IllgOpFtFp1H := ! Illegal Op Flt
  VOR2(FpuF%%IllegalOpFp1H AND FpuF%%VldOpFp1H,
        FpuF%%IllgPredUncFp1H AND FpuF%%SylVldFp1H);
```

```
FpuF%%BreakFtFp1H := ! Break Flt
  VAND2(FpuF%%BreakInstFp1H, FpuF%%VldOpFp1H);
```

```
FpuF%%DisFRFHiFtFp1H := ! Disabled FP Reg Hi Flt
  VAND3(FpuF%%AccFRFHiFp1H, FpuPsrDFHFp1H, FpuF%%VldOpFp1H);
```

```
FpuF%%DisFRFLoFtFp1H := ! Disabled FP Reg Lo Flt
  VAND3(FpuF%%AccFRFLoFp1H, FpuPsrDFLFp1H, FpuF%%VldOpFp1H);
```

```
FpuF%%ResFldFtFp1H :=
  VAND2(FpuF%%RsvdFldFp1H, FpuF%%VldOpFp1H);
```

```
FpuF%%EarlyFtFp1H :=
  VOR6(FpuF%%IllgOpFtFp1H,
        FpuF%%BreakFtFp1H,
        FpuF%%DisFRFHiFtFp1H,
        FpuF%%DisFRFLoFtFp1H,
```

# fpucntrl.s.txt

```

FpuF%%ResFldFltFp1H,
FpuF%%SpecOpFltFp1H);
!!-----

!!-----
! Check if unsafe is signalled for PMU FalseSIR event
FpuF%%IsUnsafeExeH := ! Unsafe_signalled & Vld_Arith_Inst
VAND3(f%%_UnsafeMxFp1H, FpuF%%UnsafeVldFp1H, Pmc8f%%TagExeH);
!!-----

!!-----
! Generate dest modify signals for PSR{mfh,mfl}
FpuF%%ModHiExeH :=
VAND2(FpuF%%ModHiFp1H, f%%_VldFinstFp1H);
FpuF%%ModLoExeH :=
VAND2(FpuF%%ModLoFp1H, f%%_VldFinstFp1H);
!!-----

!!-----
! Pred valids
FpuF%%Pred0VldFp1H :=
VOR3(VAND4(FpuF%%HasPred1Fp1H,
FpuF%%CmpTypeFp1H, NOT FpuF%%CmpClsUncFp1H, SpuQp%%p%ExeH),
VAND3(FpuF%%HasPred1Fp1H,
FpuF%%CmpTypeFp1H, FpuF%%CmpClsUncFp1H),
VAND2(FpuF%%HasPred1Fp1H, FpuF%%DivTypeFp1H));
FpuF%%Pred1VldFp1H :=
VOR3(VAND4(FpuF%%HasPred2Fp1H,
FpuF%%CmpTypeFp1H, NOT FpuF%%CmpClsUncFp1H, SpuQp%%p%ExeH),
VAND3(FpuF%%HasPred2Fp1H,
FpuF%%CmpTypeFp1H, FpuF%%CmpClsUncFp1H),
VAND2(FpuF%%HasPred2Fp1H, FpuF%%DivTypeFp1H));
!!-----

! Valid bits
VRESDF(CLKFP4, FpuFlushFp1H, FpuAdvFp1H, FpuF%%SylVldFp1H, FpuF%%SylVldFp2H);
VRESDF(CLKFP4, FpuFlushFp1H, FpuAdvFp1H, FpuF%%VldOpFp1H, FpuF%%VldOpFp2H);
!VRESDF(CLKFP4, FpuFlushFp1H, FpuAdvFp1H, f%%_VldFinstFp1H, f%%_VldFinstFp2H);

VRESDF(CLKFP4, FpuFlushExeH, FpuEnableExeH,
FpuF%%UnsafeVldFp1H, FpuF%%UnsafeVldFp2H);
VRESDF(CLKFP4, FpuFlushExeH, FpuEnableExeH,
FpuF%%IsUnsafeExeH, FpuF%%IsUnsafeDeth);

VRESDF(CLKFP4, FpuFlushExeH, FpuEnableExeH,
FpuF%%VldBypFp1H, FpuF%%VldBypFp2H);
VRESDF(CLKFP4, FpuFlushExeH, FpuEnableExeH,
FpuF%%Pred0VldFp1H, FpuPred0Vld%p%Fp2H);
VRESDF(CLKFP4, FpuFlushExeH, FpuEnableExeH,
FpuF%%Pred1VldFp1H, FpuPred1Vld%p%Fp2H);
VRESDF(CLKFP4, FpuFlushExeH, FpuEnableExeH,
FpuF%%FRFUpdFp1H, FpuF%%FRFUpdFp2H);

VRESDF(CLKFP4, FpuFlushExeH, FpuEnableExeH,
FpuF%%ModHiExeH, FpuF%%ModHiDeth);
VRESDF(CLKFP4, FpuFlushExeH, FpuEnableExeH,
FpuF%%ModLoExeH, FpuF%%ModLoDeth);

VEDFF(CLKFP4, FpuEnableExeH,
FpuF%%FlopCntExeH AND Pmc8f%%TagExeH::3, FpuF%%FlopCntDeth);

! Propagate the early faults
VEDFF(CLKFP4, FpuEnableExeH, FpuF%%IllglopFltFp1H, FpuF%%IllglopFltFp2H);

```

# fpucntrl.s.txt

```
VEDFF(CLKFPU4, FpuEnableExeH, FpuF%%BreakFltFp1H, FpuF%%BreakFltFp2H);
VEDFF(CLKFPU4, FpuEnableExeH, FpuF%%DisSRFHiFltFp1H, FpuF%%DisSRFHiFltFp2H);
VEDFF(CLKFPU4, FpuEnableExeH, FpuF%%DisSRFLoFltFp1H, FpuF%%DisSRFLoFltFp2H);
VEDFF(CLKFPU4, FpuEnableExeH, FpuF%%ResFldFltFp1H, FpuF%%ResFldFltFp2H);
VEDFF(CLKFPU4, FpuEnableExeH, FpuF%%SpecOpFltFp1H, FpuF%%SpecOpFltFp2H);
vRESDFFF(CLKFPU4, FpuFlushExeH, FpuEnableExeH,
          FpuF%%EarlyFltFp1H, FpuF%%EarlyFltFp2H);
ENDC
```

```
! SimdResult signal piped down for bpx
vDFF(CLKFPU4, FpuSimdResFp1H, FpuSimdResFp2H);
```

```
!!!=====
!!! FP2
!!!=====
```

```
FORC k := 0 UPTO 1 DOC
  ASSIGNC p := k + 4 ENDC
```

```
vDFF(CLKFPU4, FpuF%%FlopCntDetH, FpuF%%FlopCntWrB);
vRSDFF(CLKFPU4, FpuFlushFp2H, FpuF%%EarlyFltFp2H, FpuF%%EarlyFltFp3H);
vRSDFF(CLKFPU4, FpuFlushDetH, FpuF%%IsUnsafeDetH, FpuF%%IsUnsafeWrB);
! valid bits
vRSDFF(CLKFPU4, FpuFlushFp2H, FpuF%%SylVldFp2H, FpuF%%SylVldFp3H);
vRSDFF(CLKFPU4, FpuFlushFp2H, FpuF%%VldOpFp2H, FpuF%%VldOpFp3H);
!vRSDFF(CLKFPU4, FpuFlushFp2H, f%%_VldFinstFp2H, f%%_VldFinstFp3H);
vRSDFF(CLKFPU4, FpuFlushDetH, FpuF%%VldBypFp2H, FpuF%%VldBypFp3H);
vRSDFF(CLKFPU4, FpuFlushDetH, FpuF%%FRFUpdFp2H, FpuF%%FRFUpdFp3H);
ENDC
```

```
! SimdResult signal piped down for bpx
vDFF(CLKFPU4, FpuSimdResFp2H, FpuSimdResFp3H);
```

```
!!!=====
!!! FP3
!!!=====
```

```
FORC k := 0 UPTO 1 DOC
  ASSIGNC p := k + 4 ENDC
```

```
! Qualify valids with xpnCommits
FpuF%%SylVldCmtFp3H := FpuF%%SylVldFp3H AND XpnCommit%p%wrB;
FpuF%%VldOpCmtFp3H := FpuF%%VldOpFp3H AND XpnCommit%p%wrB;
FpuF%%VldBypCmtFp3H := FpuF%%VldBypFp3H AND XpnCommit%p%wrB;
```

```
vDFF(CLKFPU4, FpuF%%FlopCntWrB AND FpuF%%VldOpCmtFp3H::3, FpuF%%FlopCntFp4H);
vDFF(CLKFPU4, FpuF%%IsUnsafeWrB, FpuF%%IsUnsafeFd4H);
! valid bits
vDFF(CLKFPU4, FpuF%%SylVldCmtFp3H, FpuF%%SylVldCmtFp4H);
vDFF(CLKFPU4, FpuF%%VldOpCmtFp3H, FpuF%%VldOpCmtFp4H);
!vDFF(CLKFPU4, f%%_VldFinstFp3H AND XpnCommit%p%wrB, f%%_VldFinstFp4H);
vDFF(CLKFPU4, FpuF%%FRFUpdFp3H AND XpnCommit%p%wrB, FpuF%%FRFUpdFp4H);
vDFF(CLKFPU4, FpuF%%EarlyFltFp3H AND XpnCommit%p%wrB, FpuF%%EarlyFltIntFp4H);
vDFF(CLKFPU4, f%%_SimdOpFp3H, f%%_SimdOpFp4H);
ENDC
```

```
!!!=====
!!! FP4
!!!=====
```

```
FV_FORBIDDEN(FpuF0FlopCntFp4H[2] AND FpuF1FlopCntFp4H[2],
  ("Both F0 and F1 have a 4-flop instruction"));
```

```

FpuFlopCntFp4H[2:0] :=
    dpADD(FpuF0FlopCntFp4H[2:0], FpuF1FlopCntFp4H[2:0]);

FORC k := 0 UPTO 1 DO
! mac1 operates on simdlo
f%k%_SimdMacINVTrapFp4H := vAND2(f%k%_SimdOpFp4H, f1_MacINVTrapFp4H);
f%k%_SimdOVFTTrapFp4H  := vAND2(f%k%_SimdOpFp4H, f1_OVFTTrapFp4H);
f%k%_SimdUDFTTrapFp4H  := vAND2(f%k%_SimdOpFp4H, f1_UDFTTrapFp4H);
f%k%_SimdINXTrapFp4H   := vAND2(f%k%_SimdOpFp4H, f1_INXTrapFp4H);
f%k%_SimdFPAFp4H       := vAND2(f%k%_SimdOpFp4H, f1_FPAFp4H);

f%k%_TrapStatFp4H[7:0] :=
    f%k%_FPAFp4H &
    f%k%_SWAFp4H &
    (f%k%_INVTrapFp4H OR f%k%_MacINVTrapFp4H) &
    f%k%_DENTrapFp4H &
    f%k%_DIVTrapFp4H &
    f%k%_OVFTTrapFp4H &
    f%k%_UDFTTrapFp4H &
    f%k%_INXTrapFp4H ;
f%k%_SimdTrapStatFp4H[7:0] :=
    f%k%_SimdFPAFp4H &
    f%k%_SimdSWAFp4H &
    (f%k%_SimdINVTrapFp4H OR f%k%_SimdMacINVTrapFp4H) &
    f%k%_SimdDENTrapFp4H &
    f%k%_SimdDIVTrapFp4H &
    f%k%_SimdOVFTTrapFp4H &
    f%k%_SimdUDFTTrapFp4H &
    f%k%_SimdINXTrapFp4H ;

!!-----
! Normal FP Trap DSR
FP_2STG_DSR(CLKFP4, f%k%_TrapStatFp4H, f%k%_TrapStatFd4H,
    f%k%Dsr1_TrapStatFd4H,
    f%k%Dsr2_TrapStatFp4H, f%k%Dsr2_TrapStatFd4H,
    f%k%DsrA_TrapStatFd4H);

! SIMD FP Trap DSR
FP_2STG_DSR(CLKFP4, f%k%_SimdTrapStatFp4H, f%k%_SimdTrapStatFd4H,
    f%k%Dsr1_SimdTrapStatFd4H,
    f%k%Dsr2_SimdTrapStatFp4H, f%k%Dsr2_SimdTrapStatFd4H,
    f%k%DsrA_SimdTrapStatFd4H);

! EBC DSR
FP_2STG_DSR(CLKFP4, f%k%_EBCFp4H, f%k%_EBCFd4H,
    f%k%Dsr1_EBCFd4H,
    f%k%Dsr2_EBCFp4H, f%k%Dsr2_EBCFd4H,
    f%k%DsrA_EBCFd4H);
!!-----

FpuF%k%FaultFd4H :=
    vOR2(vBOR(f%k%_TrapStatFd4H[6:3]),
        vBOR(f%k%_SimdTrapStatFd4H[6:3]));
FpuF%k%TrapFd4H :=
    vOR2(vBOR(f%k%_TrapStatFd4H[2:0]),
        vBOR(f%k%_SimdTrapStatFd4H[2:0]));

! Drive FP Exceptions info to XPN
FpuF%k%ExcpFltFp4H :=
    vAND3(FpuExcpUpdFp4H, FpuF%k%FaultFd4H, FpuF%k%UnsafeVldFp2H);
FpuF%k%ExcpTrpFp4H :=

```

# fpucntrl.s.txt

```

VAND3(FpuExcpUpdFp4H, FpuF%%TrapFd4H, FpuF%%UnsafeVldFp2H);

VEDFF(CLKFPU4, FpuExcpAdvExeH, FpuF%%ExcpFltFp4H, FpuF%%ExcpFltDeth); ! FP fault
VEDFF(CLKFPU4, FpuExcpAdvExeH, FpuF%%ExcpTrpFp4H, FpuF%%ExcpTrpDeth); ! FP trap

VEDFF(CLKFPU4, FpuExcpAdvExeH, f%%_TrapStatFd4H, f%%_TrapStatDeth);
VEDFF(CLKFPU4, FpuExcpAdvExeH, f%%_SimdTrapStatFd4H, f%%_SimdTrapStatDeth);
VEDFF(CLKFPU4, FpuExcpAdvExeH, f%%_EBCFd4H, f%%_EBCDeth); ! EBC
!

FpuF%%IsrCodeDeth[0] :=
    VMUXE4(f%%_SimdTrapStatDeth[2], ! EM FpTrap
           f%%_TrapStatDeth[5], ! EM FpFault
           f%%_TrapStatDeth[5] OR f%%_SimdTrapStatDeth[5], ! Bif FpTrap
           f%%_TrapStatDeth[5] OR f%%_SimdTrapStatDeth[5], ! Bif FpFault
           FpuIveModel11H & FpuF%%ExcpFltDeth);
FpuF%%IsrCodeDeth[1] :=
    VMUXE4(f%%_SimdTrapStatDeth[1],
           f%%_TrapStatDeth[4],
           f%%_TrapStatDeth[4] OR f%%_SimdTrapStatDeth[4],
           f%%_TrapStatDeth[4] OR f%%_SimdTrapStatDeth[4],
           FpuIveModel11H & FpuF%%ExcpFltDeth);
FpuF%%IsrCodeDeth[2] :=
    VMUXE4(f%%_SimdTrapStatDeth[0],
           f%%_TrapStatDeth[3],
           f%%_TrapStatDeth[3] OR f%%_SimdTrapStatDeth[3],
           f%%_TrapStatDeth[3] OR f%%_SimdTrapStatDeth[3],
           FpuIveModel11H & FpuF%%ExcpFltDeth);
FpuF%%IsrCodeDeth[3] :=
    VMUXE4(f%%_SimdTrapStatDeth[7],
           f%%_TrapStatDeth[6],
           f%%_TrapStatDeth[2] OR f%%_SimdTrapStatDeth[2],
           f%%_TrapStatDeth[2] OR f%%_SimdTrapStatDeth[2],
           FpuIveModel11H & FpuF%%ExcpFltDeth);
FpuF%%IsrCodeDeth[4] :=
    VMUXE4(f%%_TrapStatDeth[2],
           f%%_SimdTrapStatDeth[5],
           f%%_TrapStatDeth[1] OR f%%_SimdTrapStatDeth[1],
           f%%_TrapStatDeth[1] OR f%%_SimdTrapStatDeth[1],
           FpuIveModel11H & FpuF%%ExcpFltDeth);
FpuF%%IsrCodeDeth[5] :=
    VMUXE4(f%%_TrapStatDeth[1],
           f%%_SimdTrapStatDeth[4],
           f%%_TrapStatDeth[0] OR f%%_SimdTrapStatDeth[0],
           f%%_TrapStatDeth[0] OR f%%_SimdTrapStatDeth[0],
           FpuIveModel11H & FpuF%%ExcpFltDeth);
FpuF%%IsrCodeDeth[6] :=
    VMUXE4(f%%_TrapStatDeth[0],
           f%%_SimdTrapStatDeth[3],
           'b0 OR 'b0,
           'b0 OR 'b0,
           FpuIveModel11H & FpuF%%ExcpFltDeth);
FpuF%%IsrCodeDeth[7] :=
    VMUXE4(f%%_TrapStatDeth[7],
           f%%_SimdTrapStatDeth[6],
           f%%_TrapStatDeth[6] OR f%%_SimdTrapStatDeth[6],
           f%%_TrapStatDeth[6] OR f%%_SimdTrapStatDeth[6],
           FpuIveModel11H & FpuF%%ExcpFltDeth);
FpuF%%IsrCodeDeth[8] :=
    VMUXE4(f%%_EBCDeth,
           'b0,
           FpuBifMMX2OpFp2H,
           FpuBifMMX2OpFp2H,

```

fpucntrl.s.txt  
FpuIveModel111H & FpuF%%ExcpFltDeth);

ENDC

```
FpuIsrCodeDeth[8:0]      :=
    VMUXE4(FpuF1IsrCodeDeth[8:0],
           FpuF0IsrCodeDeth[8:0],
           FpuF0IsrCodeDeth[8:0] OR FpuF1IsrCodeDeth[8:0],
           FpuF0IsrCodeDeth[8:0] OR FpuF1IsrCodeDeth[8:0],
           FpuBifMMX2OpFp2H & (FpuF0ExcpFltDeth OR FpuF0ExcpTrpDeth));
```

FORC k := 0 UPTO 1 DOC

! Valid bits

VDFC(CLKFP4, FpuF%%SylVldCmtFp4H, FpuF%%SylVldCmtFwbH);

VDFC(CLKFP4, FpuF%%VldOpCmtFp4H, FpuF%%VldOpCmtFwbH);

VDFC(CLKFP4, 'b0, F%%\_VldFinstwrbH);

VDFC(CLKFP4, FpuF%%FRFUpdFp4H, FpuF%%FRFUpdFwbH);

ENDC

! Drive Early Fault indications to XPN

```
FpuF0EarlyFltFp4H      :=
    VAND2(FpuExcpUpdFp4H, FpuF0EarlyFltFp2H) ;
```

```
FpuF1EarlyFltFp4H      :=
    VAND2(FpuExcpUpdFp4H, FpuF1EarlyFltFp2H) ;
```

```
FpuIllglOpFltFp4H      :=
    VOR2(VAND2(FpuF0IllglOpFltFp2H, FpuF0EarlyFltFp4H),
         VAND3(FpuF1IllglOpFltFp2H, FpuF1EarlyFltFp4H,
               NOT FpuF0EarlyFltFp4H));
```

```
FpuBreakFltFp4H :=
    VOR2(VAND2(FpuF0BreakFltFp2H, FpuF0EarlyFltFp4H),
         VAND3(FpuF1BreakFltFp2H, FpuF1EarlyFltFp4H,
               NOT FpuF0EarlyFltFp4H));
```

```
FpuDisFRFHiFltFp4H      :=
    VOR2(VAND2(FpuF0DisFRFHiFltFp2H, FpuF0EarlyFltFp4H),
         VAND3(FpuF1DisFRFHiFltFp2H, FpuF1EarlyFltFp4H,
               NOT FpuF0EarlyFltFp4H));
```

```
FpuDisSRFLofltFp4H      :=
    VOR2(VAND2(FpuF0DisSRFLofltFp2H, FpuF0EarlyFltFp4H),
         VAND3(FpuF1DisSRFLofltFp2H, FpuF1EarlyFltFp4H,
               NOT FpuF0EarlyFltFp4H));
```

```
FpuResFldFltFp4H      :=
    VOR2(VAND2(FpuF0ResFldFltFp2H, FpuF0EarlyFltFp4H),
         VAND3(FpuF1ResFldFltFp2H, FpuF1EarlyFltFp4H,
               NOT FpuF0EarlyFltFp4H));
```

```
FpuSpecOpFltFp4H      :=
    VOR2(VAND2(FpuF0SpecOpFltFp2H, FpuF0EarlyFltFp4H),
         VAND3(FpuF1SpecOpFltFp2H, FpuF1EarlyFltFp4H,
               NOT FpuF0EarlyFltFp4H));
```

```
!!!=====
!!! FWB
!!!=====
```

VDFC(CLKFP4, FpuIsrCodeDeth, FpuIsrCodewrbH);

FpuIsrCodeFwbH[8:0] := dpBUFFER(FpuIsrCodewrbH[8:0]);

```
!!!=====
!!! Deferred Stall Register(DSR) Logic
!!!=====
```

!!-----

! Generate the update and drive DSR signals

```

                                fpucntrl.txt
VDF(CLKFP4, SpuStallExeH, FpuExeStallDetH);

FpuDetStallDetH := VOR2(DccStallDetH, fp_SirStallFp2H);
VDF(CLKFP4, FpuDetStallDetH, FpuDetStallWrB);
VDF(CLKFP4, fp_SirStallFp2H, fp_SirStallWrB);

FpuDsr2WrFp2H :=                                ! Load the DetDSR
    VAND2(FpuDetStallDetH, NOT FpuDetStallWrB);
VDF(CLKFP4, FpuDsr2WrFp2H, FpuDsr2WrFp3H);
VDF(CLKFP4, FpuDsr2WrFp3H, FpuDsr2WrFp4H);

FpuDsr2RdFp2H :=                                ! Read the DetDSR
    VAND2(NOT FpuDetStallDetH, FpuDetStallWrB);
VDF(CLKFP4, FpuDsr2RdFp2H, FpuDsr2RdFp3H);
VDF(CLKFP4, FpuDsr2RdFp3H, FpuDsr2RdFp4H);

FpuDsr1WrFp1H :=                                ! Load the ExeDSR
    VAND3(FpuDetStallDetH, NOT SpuStallExeH, NOT FpuDsr1Vld11H);
VDF(CLKFP4, FpuDsr1WrFp1H, FpuDsr1WrFp2H);
VDF(CLKFP4, FpuDsr1WrFp2H, FpuDsr1WrFp3H);
VDF(CLKFP4, FpuDsr1WrFp3H, FpuDsr1WrFp4H);

FpuDsr1VldFp1H :=
    VOR2(FpuDsr1WrFp1H, VAND2(FpuDsr1Vld11H, NOT FpuAdvRegH));
VRSDFF(CLKFP4, FpuResetAsynch11H, FpuDsr1VldFp1H, FpuDsr1Vld11H);

FpuDsr1RdFp1H :=                                ! Read the ExeDSR
    VAND2(FpuAdvRegH, FpuDsr1Vld11H);
VDF(CLKFP4, FpuDsr1RdFp1H, FpuDsr1RdFp2H);
VDF(CLKFP4, FpuDsr1RdFp2H, FpuDsr1RdFp3H);
VDF(CLKFP4, FpuDsr1RdFp3H, FpuDsr1RdFp4H);

FpuExcpUpdFp2H :=
    VAND2(fp_SirStallFp2H, NOT fp_SirStallWrB);
VDF(CLKFP4, FpuExcpUpdFp2H, FpuExcpUpdFp3H);
VDF(CLKFP4, FpuExcpUpdFp3H, FpuExcpUpdFp4H);
FpuExcpAdvExeH :=
    VOR2(NOT DccStallDetH, FpuExcpUpdFp4H);

!!-----

!!!=====
!!! FP PMU Events
!!!=====

! ports 4,5(f0,f1) instructions which would have been retired if predicate was
! true instead of being false. this event is qualified with tag generated by
! IBR0/1 and pmc8 in isddfts.
FORC k := 0 UPTO 1 DOC
    ASSIGNC p := k+4 ENDC

pmc8f%k%tagregH := isddbgp%p%tagregH[0];
VRESDF(CLKFP4, FpuFlushRegH, FpuEnableRegH, Pmc8f%k%TagRegH, Pmc8f%k%TagExeH);

FpuSyllQpOff%k%Fp1H :=
    VAND3(FpuF%k%SylVldFp1H, NOT SpuQp%p%ExeH, Pmc8f%k%TagExeH);
VRESDF(CLKFP4, FpuFlushExeH, FpuEnableExeH,
    FpuSyllQpOff%k%Fp1H, FpuSyllQpOff%k%DetH);

!ports 4,5(f0,f1) instructions which are nops and have true predicates. this
!event is qualified with tag generated by IBR0/1 and pmc8 in isddfts.
FpuNopsVld%k%Fp1H :=

```



```

                                fpucntrl.s.txt
vand3(FpuF%k%VldOpFp1H,FpuF%k%NopFp1H, Pmc8f%k%TagExeH);
VRESDF(CLKFP4,FpuFlushExeH,FpuEnableExeH,
        FpuNopsVld%k%Fp1H,FpuNopsVld%k%Deth);
ENDC

! Count False SIR assertions
! SIR && Vld_Unsafe_Inst && !(Fault_or_Trap)
FpuPmFalseSIRFd4H :=
    vor2(vand2(FpuF0IsUnsafeFd4H,
                vor2(vbnor(f0_TrapStatFd4H[5:0]),
                     vbnor(f0_SimdTrapStatFd4H[5:0]))),
          vand2(FpuF1IsUnsafeFd4H,
                vor2(vbnor(f1_TrapStatFd4H[5:0]),
                     vbnor(f1_SimdTrapStatFd4H[5:0]))));
VDF(CLKFP4, FpuPmFalseSIRFd4H, FpuPmFalseSIRFwbH);

!FpuSIRMcaFd4H :=
!    vor2(vand3(FpuF0VldOpCmtFp4H, NOT FpuF0IsUnsafeFd4H,
!                vor2(vbor(f0_TrapStatFd4H[5:0]),
!                     vbor(f0_SimdTrapStatFd4H[5:0]))),
!          vand3(FpuF1VldOpCmtFp4H, NOT FpuF1IsUnsafeFd4H,
!                vor2(vbor(f1_TrapStatFd4H[5:0]),
!                     vbor(f1_SimdTrapStatFd4H[5:0]))));
!
!FV_FORBIDDEN(vand2(NOT FpuF0IsUnsafeFd4H,
!                    vor2(vbor(f0_TrapStatFd4H),vbor(f0_SimdTrapStatFd4H))),
!    ("F0 signals FP Fault/Trap without SIR"));
!FV_FORBIDDEN(vand2(NOT FpuF1IsUnsafeFd4H,
!                    vor2(vbor(f1_TrapStatFd4H),vbor(f1_SimdTrapStatFd4H))),
!    ("F1 signals FP Fault/Trap without SIR"));

! Count number of flops retired
VDF(CLKFP4, FpuFlopCntFp4H, FpuPmFlopCntFwbH);

! Count failed fchkf inst
VEDF(CLKFP4, FpuExcpAdvExeH, FpuSpecOpFltFp4H, FpuPmFailedFchkfDeth);

!!!=====
!!! Pipeline advance/flush signals
!!!=====

! Official Reset Macro
resInt(CLKFP4, FpuResInL, FpuResOutL, FpuResetAsynch111H);

! Delayed version of xpnFlush
VDF(CLKFP4,XpnBruFlushwrbH,FpuXBFlushwb1H);
FV_FORBIDDEN(FpuXBFlushwb1H AND XpnCommit4wrbB,
    ("xpncommit for F0 is not zero 1 clk after xpnflush"));
FV_FORBIDDEN(FpuXBFlushwb1H AND XpnCommit5wrbB,
    ("xpncommit for F1 is not zero 1 clk after xpnflush"));

! Pipestage enable signals for Main Pipeline
!FpuEnableExpH :=
!    vnor4(RseStallRenH,SpuStallExeH,DccStallDeth,fp_SirStallFp2H);
FpuEnableRenH :=
    vnor3(SpuStallExeH,DccStallDeth,fp_SirStallFp2H);
FpuEnableRegH :=
    vnor3(SpuStallExeH,DccStallDeth,fp_SirStallFp2H);
FpuEnableExeH :=
    vnor2(DccStallDeth,fp_SirStallFp2H);

! Pipestage flush signals for Main Pipeline
FpuFlushRenH :=

```

```

                                fpucntrl.s.txt
    VOR3(FpuResetAsynch111H, FpuXBFlushwb1H, RseStallRenH AND FpuEnableRenH);
FpuFlushRegH    :=
    VOR2(FpuResetAsynch111H, FpuXBFlushwb1H);
FpuFlushExeH    :=
    VOR3(FpuResetAsynch111H, FpuXBFlushwb1H, SpuStallExeH AND FpuEnableExeH);
FpuFlushDeth    :=
    VOR4(FpuResetAsynch111H, FpuXBFlushwb1H, DccStallDeth, fp_SIRStallFp2H);

! Pipestage enable signals for FP Pipeline
FpuEnableFp1H   :=
    VNOT(DccStallDeth);

! Pipestage flush signals for FP Pipeline
FpuFlushFp1H    :=
    VOR3(FpuResetAsynch111H, FpuXBFlushwb1H, SpuStallExeH AND FpuEnableFp1H);
FpuFlushFp2H    :=
    VOR3(FpuResetAsynch111H, FpuXBFlushwb1H, DccStallDeth);

! Pipestage advance signals
FpuAdvExpH := VNOR4(RseStallRenH, SpuStallExeH, DccStallDeth, fp_SirStallFp2H);
FpuAdvRenH := VNOR3(SpuStallExeH, DccStallDeth, fp_SirStallFp2H);
FpuAdvRegH := VNOR3(SpuStallExeH, DccStallDeth, fp_SirStallFp2H);
FpuAdvFp1H := VNOT(DccStallDeth);

FpuEnableOnSpuRegH :=
    (SpuStallExeH OR DccStallDeth OR Fp_SirStallFp2H) NAND
    (NOT SpuStallExeH);

END "fpucntrl.s MAIN";

END "fpucntrl.s";

```

```

=====
!                                     Modification History
=====
!
! Name:
! Date:
! ECO: <iF applicable>
! Bug Number(s): <iF applicable>
! Description:
!
! Name:
! Date:
! ECO: <iF applicable>
! Bug Number(s): <iF applicable>
! Description:
!
=====
!
! Modification Log:
! $Log: fpucntrl.s.hdl,v $
! Revision 1.22  1998/12/04 00:11:53  gwelte
! Author: gwelte@eslint4.fc.hp.com (Gary Welte)
! gun0_419 update
!
! Revision 1.21.2.1  1998/11/19 23:34:18  rxb
! Author: rxb@hpesrxb.fc.hp.com (Rohit Bhatia)
! PCO_01706: BRANCH FROM 1.21.1.1: Implement FPU pmu events, cleanup fp ctl
!
! Revision 1.21  1998/10/30 22:09:08  mjl
! Author: mjl@hpesmjl.fc.hp.com (Michael J. Lee)
! gun0_414 update

```

fpucntrl.s.txt

! Revision 1.20.2.1 1998/10/28 17:33:42 rxb  
! Author: rxb@hpesrxb.fc.hp.com (Rohit Bhatia)  
! PCO\_01599: BRANCH FROM 1.20.1.1: FPU bug fixes  
!  
! Revision 1.20 1998/10/21 17:53:35 gwelte  
! Author: gwelte@eslint4.fc.hp.com (Gary Welte)  
! gun0\_412 update  
!  
! Revision 1.19.2.2 1998/10/20 15:15:06 rxb  
! Author: rxb@hpesrxb.fc.hp.com (Rohit Bhatia)  
! PCO\_01553: Fix FPU bug 3305  
!  
! Revision 1.19 1998/10/07 05:35:10 mjl  
! Author: mjl@mtlgv21.fc.hp.com (Michael J. Lee)  
! gun0\_408 update  
!  
! Revision 1.18.2.1 1998/10/06 14:09:19 rxb  
! Author: rxb@hpesrxb.fc.hp.com (Rohit Bhatia)  
! PCO\_01489: BRANCH FROM 1.18.1.1: Fix bug 3351  
!  
! Revision 1.18 1998/09/23 14:49:35 gwelte  
! Author: gwelte@eslint4 (Gary Welte)  
! gun0\_404 update  
!  
! Revision 1.17.2.3 1998/09/18 20:41:20 rxb  
! Author: rxb@hpesrxb.fc.hp.com (Rohit Bhatia)  
! PCO\_01407: Implement SoftSIMD and remove simdmacs  
!  
! Revision 1.17 1998/08/28 20:37:19 hlcad  
! Author: hlcad@hpesgd01.fc.hp.com (Generic CAD user)  
! gun0\_400 update  
!  
! Revision 1.16.1.1 1998/08/27 15:05:58 rxb  
! Author: rxb@hpesrxb.fc.hp.com (Rohit Bhatia)  
! PCO\_01331: Add 2-stage DSR in FPU  
!  
! Revision 1.16 1998/08/12 21:43:59 hlcad  
! Author: hlcad@mtlgv03.fc.hp.com (Generic CAD user)  
! gun0\_338 update  
!  
! Revision 1.15.2.1 1998/08/11 15:30:10 rxb  
! Author: rxb@hpesrxb.fc.hp.com (Rohit Bhatia)  
! PCO\_01229: BRANCH FROM 1.15.1.1: Fix bug 2390  
!  
! Revision 1.15 1998/08/07 03:32:43 hlcad  
! Author: hlcad@mtlgv01.fc.hp.com (Generic CAD user)  
! gun0\_337 update  
!  
! Revision 1.13.2.1 1998/08/04 14:42:39 pjk  
! Author: pjk@hpespjk.fc.hp.com (Patrick Knebel)  
! PCO\_01182: BRANCH FROM 1.13.1.1: re-order bifrost fpu events from fpu->xpn->bif  
!  
! Revision 1.13.1.1 1998/07/30 17:15:40 rxb  
! Author: rxb@hpesrxb.fc.hp.com (Rohit Bhatia)  
! PCO\_01164: Switch FPU over to DccStallDetH; Bif FP cflags cleanup; fix bug 1932  
!  
! Revision 1.13 1998/07/29 04:01:39 hlcad  
! Author: hlcad@mtlgv01.fc.hp.com (Generic CAD user)  
! gun0\_335 update  
!  
! Revision 1.12.1.1 1998/07/28 14:30:43 rxb  
! Author: rxb@hpesrxb.fc.hp.com (Rohit Bhatia)

```

! PCO_01137: Clean up IEU decode fubs; Fix bug 2379
!
! Revision 1.12 1998/07/22 16:53:59 hlcad
! Author: hlcad@mtlgv01.fc.hp.com (Generic CAD user)
! gun0_333 update
!
! Revision 1.11.1.2 1998/07/17 17:37:36 rxb
! Author: rxb@hpesrxb.fc.hp.com (Rohit Bhatia)
! PCO_01092: bug fixes; acr fixes; Bif FP enhancements
!
! Revision 1.11 1998/07/01 23:10:52 hlcad
! Author: hlcad@hpesgd01.fc.hp.com (Generic CAD user)
! gun0_330 update
!
! Revision 1.10.1.2 1998/06/29 21:29:37 ravi
! Author: ravi@hpesravi.fc.hp.com (Ravi Koshy)
! PCO_00995: Signal cleanup and aligning the immed field
!
! Revision 1.10 1998/06/11 19:49:09 hlcad
! Author: hlcad@hpesgd01.fc.hp.com (Generic CAD user)
! gun0_327 update
!
! Revision 1.9.2.1 1998/06/09 21:58:14 rxb
! Author: rxb@hpesrxb.fc.hp.com (Rohit Bhatia)
! PCO_00923: BRANCH FROM 1.9.1.1: Scuds is history !!
!
! Revision 1.9 1998/05/22 18:45:01 hlcad
! Author: hlcad@hpesgd01.fc.hp.com (Generic CAD user)
! gun0_322 update
!
! Revision 1.8.2.1 1998/05/20 16:31:11 rxb
! Author: rxb@hpesrxb.fc.hp.com (Rohit Bhatia)
! PCO_00833: BRANCH FROM 1.8.1.1: Partial fix for bug 1539/1557
!
! Revision 1.8 1998/04/27 21:28:16 gwelte
! Author: gwelte@eslint4 (Gary Welte)
! gun0_316 update
!
! Revision 1.7.2.1 1998/04/22 03:06:58 rxb
! Author: rxb@hpesrxb.fc.hp.com (Rohit Bhatia)
! PCO_00689: Bifrost support for FSR updates, FP exceptions
!
! Revision 1.7 1998/03/30 21:54:16 hlcad
! Author: hlcad@hpesgd01.fc.hp.com (Generic CAD user)
! gun0_310 update
!
! Revision 1.6.3.1 1998/03/26 22:13:08 rxb
! Author: rxb@hpesrxb.fc.hp.com (Rohit Bhatia)
! PCO_00578: Bifrost support in FPU
!
! Revision 1.6.2.1 1998/03/25 17:10:54 ravi
! Author: ravi@hpesravi.fc.hp.com (Ravi Koshy)
! PCO_00574: cleaning up the fpu wrapper
!
! Revision 1.6.1.1 1998/03/23 20:48:56 rxb
! Author: rxb@hpesrxb.fc.hp.com (Rohit Bhatia)
! PCO_00566: Fix bugs 856 932 954 1004
!
! Revision 1.6 1998/03/18 00:49:39 hlcad
! Author: hlcad@hpesgd01.fc.hp.com (Generic CAD user)
! gun0_306 update
!
! Revision 1.5.2.1 1998/03/16 22:17:41 rxb

```

fpucntrl.s.txt

```
! Author: rxb@hpesrxb.fc.hp.com (Rohit Bhatia)
! PCO_00545: Clean up FP Ctl-Stack exception interface
!
! Revision 1.5 1998/02/20 22:46:59 hlcad
! Author: hlcad@hpesgd01.fc.hp.com (Generic CAD user)
! gun0_300 update
!
! Revision 1.4.3.2 1998/02/19 18:39:29 rxb
! Author: rxb@hpesrxb.fc.hp.com (Rohit Bhatia)
! PCO_00459: IEU,FPU bug fixes; Globals changes for IEU
!
! Revision 1.4 1998/01/27 00:52:55 gwelte
! Author: gwelte@intgv03.fc.hp.com (Gary Welte)
! gun0_227 update
!
! Revision 1.3.1.1 1998/01/22 22:10:18 pjr
! Author: pjr@hpespjr.fc.hp.com (Preston Renstrom)
! PCO_00372: New register file and bypass valids
!
! Revision 1.3 1998/01/14 02:17:46 hlcad
! Author: hlcad@hpesgd01.fc.hp.com (Generic CAD user)
! gun0_223 update
!
! Revision 1.2.2.1 1998/01/09 22:21:15 rxb
! Author: rxb@hpesrxb.fc.hp.com (Rohit Bhatia)
! PCO_00321: Update FPU-XPB interface
!
! Revision 1.2 1997/10/28 20:55:04 hlcad
! Author: hlcad@hpesgd01.fc.hp.com (Generic CAD user)
! ! -r? /p7/nohdr
!
! Revision 1.1.1.5 1997/10/23 04:07:08 ravi
! Author: ravi@hpesravi.fc.hp.com (Ravi Koshy)
! PCO_00180: fpu cntrl signals moved up 1 cycle; new opcodes/encodings
```